

# 622/1244 Mb/s Burst-Mode CDR for GPONs

Julien Faucher, Mustansir Y. Mukadam, Alan Li, and David V. Plant

Photonic Systems Group, Department of Electrical and Computer Engineering, McGill University  
3480 University Street, Montréal, QC, Canada H3A 2A7 (e-mail: julien.faucher@mcgill.ca)

**Abstract—** We present the design and test of a 622/1244 Mb/s burst-mode CDR for GPON OLT applications. Our design is based on a commercially available SONET CDR operated in  $2\times$  over sampling mode.

## I. INTRODUCTION

Passive optical networks (PONs) are an emerging access network technology that provides a low-cost method of deploying fiber-to-the-home. Fig. 1 shows an example of a PON network. In the upstream direction, the network is point-to-multipoint. Because upstream packets can vary in phase and amplitude due to optical path differences, the OLT requires a burst-mode receiver (BM-RX) and a burst-mode clock and data recovery circuit (BM-CDR). Within the OLT, the BM-RX is responsible for amplitude recovery, whereas the BM-CDR is responsible for phase recovery. This paper is about the design of a BM-CDR.

The most important characteristic of the BM-CDR is its phase acquisition time. Different approaches have been proposed to build CDRs with short phase acquisition times [1]-[8]. In this work, we use the over sampling (in time) approach and propose a novel phase picking algorithm. Our measurement results show that the BM-CDR meets the GPON physical media dependent layer specification defined in ITU-T Recommendation G.984.2 [9]. The CDR provides instantaneous phase acquisition (0 bit) for any phase step ( $\pm 2\pi$  rad) and a BER  $< 10^{-10}$ .

## II. BURST-MODE CDR

The main building blocks of the BM-CDR are a SONET CDR, a 1:16 deserializer, a byte synchronizer, and a phase picker (see Fig. 2). The BM-CDR supports three modes of operation: 1) conventional mode, 2)  $2\times$  over sampling mode, and 3) burst mode. The conventional mode of operation effectively makes the BM-CDR look like a conventional SONET CDR. The  $2\times$  over sampling mode is similar to the burst mode, the only difference being that the phase picker is turned off in the former case. The modes of operation are useful to measure the performance improvement between the SONET CDR and the BM-CDR.

The SONET CDR is from Analog Devices (part #ADN2819). The deserializer is from Maxim-IC (part #MAX3885). Its main function is to parallelize the data to reduce the bit rate. The parallel data and the divided clock are brought onto a Virtex II Pro FPGA from Xilinx for further processing. The phase picker and the byte synchronizer were implemented on the FPGA, alongside a burst bit error rate tester (BBERT) (see Fig. 2).

Our phase picking algorithm is both simple and fast. The idea behind it is to replicate the byte synchronizer twice. The two byte synchronizers attempt to detect the delimiter on the odd and even samples of the data, respectively. The phase picker uses feedback from the byte synchronizers to select the right path. Fig. 2 shows the phase picker right next to the two byte synchronizers to emphasize the fact that these three blocks work tightly together. For the conventional mode, the deserializer output (16 bits) is forwarded to path O (odd path); path E (even path) is disabled. This amounts to disabling the phase picker. For the  $2\times$  over sampling and burst modes, odd bits of the deserializer output (8 bits) are forwarded to path O and even bits are forwarded to path E.

## III. RESULTS AND DISCUSSION

Fig. 3 shows the burst-mode packet generator that we used to measure the phase acquisition time of the BM-CDR in its three modes of operation. The phase between two alternating packets can be adjusted on a 2 ps resolution and a  $\pm 2$  ns range. Figs. 4 and 5 show plots of the packet lost ratio (PLR) vs. phase step for the BM-CDR operated in conventional mode (SONET CDR) and burst-mode, respectively. *In both figures, the preamble length was set to zero.* The plots of BER vs. phase step are not shown because the BER was  $< 10^{-10}$  for both modes of operation. This means that when a packet is not dropped (i.e. the delimiter is successfully detected in path O, path E, or both), then the payload is transmitted error free (PLR  $< 10^{-6}$ , BER  $< 10^{-10}$ ). The BBERT uses the delimiter in order to trigger BBERT measurements.

At 622.08 Mb/s, a 800 ps phase step corresponds to half a bit period ( $\pi$  rad). As expected, this corresponds to the worst-case phase step for the conventional mode (see Fig. 4). 40 preamble bits were necessary to obtain error free operation for any phase step. For the  $2\times$  over sampling mode (not shown), the worst-case phase step is 400 ps (or  $\pi/2$  rad). As shown in Fig. 5,  $2\times$  over sampling, combined with our phase picking algorithm, turns a conventional CDR into a BM-CDR with instantaneous phase acquisition (no preamble bits).

The 622.08 Mb/s BM-CDR inherits the low jitter transfer bandwidth (1 MHz) and the low jitter peaking (0.1 dB) of the 1250 Mb/s CDR from which it is built. Likely, the 1244.16 Mb/s BM-CDR inherits the 2 MHz jitter transfer bandwidth and the 0.1 dB jitter peaking of the 2488.32 Mb/s SONET CDR from which it is built. Unlike the BM-CDRs in [1], [5], this BM-CDR does not trade off jitter characteristics for faster phase acquisition. Hence, in addition to PONs, this BM-CDR could find applications in burst/packet switched networks,

which may require a cascade of BM-CDRs that each consumes some of the overall jitter budget of the system.

#### IV. CONCLUSION

In conclusion, we successfully implemented a 622.08/1244.16 Mb/s BM-CDR that meets G.984.2 specifications, provides instantaneous phase acquisition, and has good jitter characteristics. We verified the design at 622.08 Mb/s using a custom burst-mode test setup rated at 1 Gb/s (limited by the HP80000). The price to pay to obtain instantaneous phase acquisition is faster electronics. On the other hand, our solution exploits the design of components for long-haul networks. These components are typically a generation ahead of the components for multiaccess networks. For example, 10 Gb/s is currently mainstream for long-haul networks, whereas GPON supports a maximum data rate of 2.5 Gb/s. Assuming this holds true in the future, our solution will scale with the scaling of components for long-haul networks. Our solution also provides a cost effective alternative to the design of a custom ASIC.




Fig. 1. Example of a PON network.




Fig. 2. BM-CDR.




Fig. 3. Burst-mode packet generator.

#### REFERENCES

- [1] A. Li, J. Faucher, and D. V. Plant, "Burst-mode clock and data recovery in optical multiaccess networks using broad-band PLLs," IEEE Photon. Technol. Lett., vol. 18, no. 1, pp. 73-75, Jan. 2006.
- [2] J. Lee and B. Kim, "A low-noise fast-lock phase-locked loop with adaptive bandwidth control," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1137-1145, Aug. 2000.
- [3] M. Nogawa, K. Nishimura, S. Kimura, T. Yoshida, T. Kawamura, M. Togashi, K. Kumozaki, Y. Ohtomo, "A 10 Gb/s burst-mode CDR IC in 0.13 $\mu$ m CMOS," in Proceedings of IEEE International Solid-State Circuits Conference, Paper 12.5, San Francisco, CA, Feb. 2005.
- [4] S. Kobayashi and M. Hashimoto, "A multirate burst-mode CDR circuit with bit-rate discrimination function from 52 to 1244 Mb/s," IEEE Photon. Technol. Lett., vol. 13, no. 11, pp. 1221-1223, Nov. 2001.
- [5] M. Banu, and A. E. Dunlop, "Clock recovery circuits with instantaneous locking," Electronics Letters, vol. 28, no. 23, pp. 2127-2130, Nov. 1992.
- [6] S. Lee, M. Hwang, Y. Choi, S. Kim, Y. Moon, B. Lee, D. Jeong, W. Kim, Y. June Park, and G. Ahn, "A 5Gb/s 0.25 $\mu$ m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit," IEEE Journal of Solid-State Circuits, vol. 37, no. 12, pp. 1822-1830, Dec. 2002.
- [7] Y.-H. Moon, and J.-K. Kang, "2 $\times$  oversampling 2.5 Gbps clock and data recovery with phase picking method," Current Applied Physics, vol. 4, no. 1, pp. 75-81, Feb. 2004.
- [8] C.-K. K. Yang and M. A. Horowitz, "A 0.8 $\mu$ m CMOS 2.5Gb/s oversampling receiver and transmitter for serial links," IEEE J. Solid-State Circuits, vol. 35, pp. 2015-2023, Dec. 1996.
- [9] Gigabit-capable Passive Optical Networks (GPON): Physical Media Dependent (PMD) layer specification, ITU-T Rec. G.984.2., Mar. 2003.




Fig. 4. PLR vs. phase step for a SONET CDR (622.08 Mb/s).




Fig. 5. PLR vs. phase step for the BM-CDR (622.08 Mb/s).