

0.18- μm complementary metal-oxide semiconductor push-pull vertical-cavity surface-emitting laser driver operating at 2.5 Gb/s with symmetric rising and falling edges

David V. Plant, Alan E. L. Chuah, Michael B. Venditti, and Andrei D. Isac

A vertical-cavity surface-emitting laser (VCSEL) driver design that utilizes a novel push-pull circuit topology is described. The VCSEL driver design can provide both a current pushing and a current pulling mechanism and therefore is capable of producing symmetric rise and fall times. The design was implemented in a 0.18- μm foundry *n*-well complementary metal-oxide semiconductor technology and operates at data rates up to 2.5 Gb/s with a power consumption of 45 mW at an average optical output power of 1 mW. © 2004 Optical Society of America

OCIS codes: 250.0250, 250.7260.

1. Introduction

The performance of very-large-scale integrated (VLSI) circuits continues to improve according to Moore's Law.¹ However, current electrical input/output (I/O) technology has not been able to keep up with improvements in chip complexity. Electrical I/O technology is limited by its high power consumption and low signal bandwidth. Several researchers have proposed optical I/O as a replacement for conventional electrical I/O for future VLSI systems.²⁻⁴ Optical I/O has the advantage of low power consumption and high signal bandwidth. In addition, recent advances in the heterogeneous integration of vertical-cavity surface-emitting lasers (VCSELs) and photodiodes with high density VLSI electronics have shown that optical I/O can increase system connectivity.^{5,6}

At the time of this research, the authors were with the Department of Electrical and Computer Engineering, McGill University, Montreal, Quebec, Canada H3A 2A7. A. E. L. Chuah is now with Intel Electronics (Malaysia) Sdn. Bhd., Lot 102, First Floor, Tower A, Wisma Semantan, No. 12, Jalan Gelanggang, Damansara Heights, 50490 Kuala Lumpur, Malaysia. M. B. Venditti is now with PMC-Sierra, Inc., 3333 Graham Boulevard, Suite 500, Mont Royal, Quebec City, H3R 3L5, Canada. D. V. Plant's e-mail address is plant@photonics.ece.mcgill.ca.

Received 26 June 2003; revised manuscript received 15 December 2003; accepted 17 February 2004.

0003-6935/04/132730-04\$15.00/0

© 2004 Optical Society of America

Low power, high-speed transmitters and receivers are key in enabling circuit connectivity technology to advance. To date, there have been a number of reports on gigabit-per-second VCSEL drivers realized in complementary metal-oxide semiconductor (CMOS).⁷⁻¹⁰ The traditional topology of modulating the output optical power of an optical transmitter is to steer current into and out of the VCSEL. This method usually entails the placement of a current source either above or below the VCSEL in order to either source or sink current through it. In this paper, a VCSEL driver design that utilizes a novel push-pull circuit topology is proposed. This VCSEL driver provides both a current pushing and a current pulling mechanism and therefore is capable of producing symmetric rise and fall times. The advantage of this topology at high data rates (in gigabits per second), where only on-on modulation is practical owing to laser turn-on delay limitations, is how the junction capacitance of the VCSEL is rapidly charged and discharged. Current steering topologies (e.g., a conventional differential pair) provide mechanisms to either forcefully charge or forcefully discharge this capacitance, but not both. The push-pull driver topology always provides both a source and a sink for charging and discharging the VCSEL junction capacitance. The design presented here was implemented in a 0.18- μm foundry CMOS technology and was capable of a data rate of 2.5 Gb/s with a power consumption of 45 mW.

The paper is organized as follows. In Section 2,



Fig. 2. Eye pattern of the detected optical output at 2.5 Gb/s.

3. Test and Measurements

The complete optical transmitter circuit was implemented in a 0.18- μm foundry n -well CMOS and fabricated by Taiwan Semiconductor Manufacturing Company (Hsinchu, Taiwan). The optical transmitter chip was placed in an 80-pin ceramic quad flat-pack chip carrier, together with a 1×4 VCSEL array provided by Emcore Corporation. Connections between the optical transmitter chip and the VCSEL were achieved by use of 1-mil gold bond wires. The chip carrier was clamped to a high-speed printed circuit board that supported high-speed testing of the chip; the 3-dB bandwidth of the packaging was specified to be 4.5 GHz and thus was more than sufficient for the purposes of testing the VCSEL driver.

A. Experimental Setup

For testing the performance of the VCSEL driver, a complete test setup was constructed, that consisted of a 10-Gb/s data generator, dc-voltage supplies, a circuit board with an optical transmitter chip clamped to it, a free-space optical system, a 12-GHz photodetector, an optical power meter, and a digital oscilloscope. The free-space optical system guides and focuses the laser beam coming out of the VCSEL on the active area of the photodetector and consists of two microscope objective lenses of $20\times$ magnification and 0.35 numerical aperture, which are connected back to back. The first lens is placed close (at approximately 0.5 mm) to the VCSEL, taking into account the VCSEL's 28° divergence angle. The losses from the VCSEL to the photodetector are approximately 15% and are mainly caused by the multimode nature of the VCSEL and the reflection encountered at the lens surfaces. This reflection is due to the fact that the lens broadband antireflection coating is designed for wavelengths between 400 and 700 nm, instead of the 850-nm wavelength used here. A 12-GHz photodetector (with 30-ps rise-fall times) and a preamplifier assembly were used to measure the performance of the laser driver.

B. Experimental Results

A $2^{31}-1$ non-return-to-zero pseudorandom bit sequence was applied to the differential inputs of the optical transmitter circuit. The eye diagram of the detected signal from the optical transmitter operating at 2.5 Gb/s is shown in Fig. 2. The measured (10%–90%) rise and fall times of the signal were 230 and 170 ps, respectively, at a data rate of 2.5 Gb/s. These measurements were obtained with the VCSEL driver operating with a 3.3-V voltage supply, and the n contact of the VCSEL, V_{pn} , biased at -0.4 V. The

laser was biased 1.22 times above threshold. With these supply voltages and this bias current, the current IMOD was approximately 4.34 mA, and the power dissipation of the optical transmitter was 45 mW at 2.5 Gb/s. The optical transmitter produced an average output optical power of 1 mW. The eye-width for the 2.5-Gb/s eye diagram was estimated to be approximately 0.52 UI at an unknown bit-error rate. The experimental results obtained are close to the design target. We attribute the difference between the measured and the simulated performance to be due to several factors, including the VCSEL model used and the packaging performance.

These results compare favorably with an electrical driver in the same process technology. Specifically, a four-channel transceiver typically consumes 1.5 W at 3.125 Gb/s, or approximately 375 mW per channel for both transmit and receiver functions.¹²

4. Conclusions

A novel push-pull VCSEL driver circuit that provides both a current pushing and a current pulling mechanism has been successfully implemented in CMOS 0.18- μm technology. Experimental results showed that the laser driver operates up to a data rate of 2.5 Gb/s with a supply voltage of 3.3 V. This circuit is scalable in both data rate performance and in multielement arrays.

This work was partially supported by the Natural Sciences and Engineering Research Council (NSERC) and industrial partners, through the Agile All-Photonic Networks (AAPN) Research Network, the Canadian Microelectronics Corporation (CMC), and the NSERC graduate scholarships.

References

1. G. E. Moore, "Cramming more components onto integrated circuits," *Proc. IEEE* **86**, 82–85 (1998).
2. D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chips," *Proc. IEEE* **88**, 728–749 (2000).
3. A. F. J. Levi, "Optical interconnects in systems," *Proc. IEEE* **88**, 750–757 (2000).
4. D. V. Plant and A. G. Kirk, "Optical interconnects at the chip and board level: challenges and solutions," *Proc. IEEE* **88**, 806–817 (2000).
5. D. V. Plant, M. B. Venditti, E. Laprise, J. Faucher, K. Razavi, M. Chateaufneuf, A. G. Kirk, and J. D. Ahearn, "A 256 channel bi-directional optical interconnect using VCSELs and photodiodes on CMOS," *J. Lightwave Technol.* **19**, 1093–1103 (2001).
6. M. B. Venditti, E. Laprise, J. Faucher, P.-O. Laprise, J. E. Lugo, and D. V. Plant, "Design and test of an optoelectronic-VLSI (OE-VLSI) chip with 540 element receiver/transmitter arrays using differential optical signaling," *IEEE J. Sel. Top. Quantum Electron.* **9**, 361–379 (2003).
7. B. Madhavan and A. F. J. Levi, "Low power 2.5 Gbit/s VCSEL driver in 0.5 μm CMOS technology," *Electron. Lett.* **34**, 178–179 (1998).
8. J. Lee, J.-W. Lim, S.-J. Song, Su. S. Song, W.-J. Lee, and H.-J. Yoo, "Design and implementation of CMOS LVDS 2.5 Gb/s transmitter and 1.3 Gb/s receiver for optical interconnections," in *Proceedings of IEEE International Symposium on Circuits*

- and Systems* (Institute of Electrical and Electronics Engineers, New York, 2001), Vol. 4, pp. 702–705.
9. R. Annen and H. Melchoir, “Fully integrated 0.25 μm CMOS VCSEL driver with current peaking,” *Electron. Lett.* **38**, 174–175 (2002).
 10. R. Annen, H. Melchoir, R. King, and K. J. Ebeling, “Fully integrated 0.25 μm CMOS 4×8 VCSEL driver array IC with 2.5 Gbits/s/channel bit rate and low cross talk,” in *Proceedings of the Lasers and Electro-Optics Society: The 14th Annual Meeting of the IEEE*, (Institute of Electrical and Electronics Engineers, New York, 2001), Vol. 2, pp. 449–450.
 11. A. Tanabe, M. Umetami, I. Fujiwara, T. Ogura, K. Kataoka, M. Okihara, H. Sakuraba, T. Endoh, and F. Masuoka, “0.18 μm CMOS 10-GB/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation,” *IEEE J. Solid-State Circuits* **36**, 988–996 (2001).
 12. *PM8355 Quad PHYII data sheet*, (PMC-Sierra, Burnaby, British Columbia, Canada 2003).